

www.ti.com SLAS800 – MARCH 2013

MIXED SIGNAL MICROCONTROLLER

Check for Samples: MSP430G2955, MSP430G2855, MSP430G2755

FEATURES

- Low Supply-Voltage Range: 1.8 V to 3.6 V
- Ultra-Low Power Consumption
 - Active Mode: 250 µA at 1 MHz, 2.2 V
 - Standby Mode: 0.7 μA
 - Off Mode (RAM Retention): 0.1 µA
- Five Power-Saving Modes
- Ultra-Fast Wake-Up From Standby Mode in Less Than 1 µs
- 16-Bit RISC Architecture, 62.5-ns Instruction Cycle Time
- Basic Clock Module Configurations
 - Internal Frequencies up to 16 MHz With Four Calibrated Frequency
 - Internal Very-Low-Power Low-Frequency (LF) Oscillator
 - 32-kHz Crystal
 - High-Frequency (HF) Crystal up to 16 MHz
 - External Digital Clock Source
 - External Resistor
- Two 16-Bit Timer_A With Three Capture/Compare Registers
- One 16-Bit Timer_B With Three Capture/Compare Registers
- Up to 32 Touch-Sense-Enabled I/O Pins

- Universal Serial Communication Interface (USCI)
 - Enhanced UART Supporting Auto Baudrate Detection (LIN)
 - IrDA Encoder and Decoder
 - Synchronous SPI
 - I²C™
- On-Chip Comparator for Analog Signal Compare Function or Slope Analog-to-Digital (A/D) Conversion
- Brownout Detector
- Serial Onboard Programming,
 No External Programming Voltage Needed,
 Programmable Code Protection by Security
 Fuse
- Bootstrap Loader
- On-Chip Emulation Logic
- Family Members are Summarized in Table 1
- Package Options
 - TSSOP: 38 Pin (DA)
 - QFN: 40 Pin (RHA)
- For Complete Module Descriptions, See the MSP430x2xx Family User's Guide (SLAU144)

DESCRIPTION

The Texas Instruments MSP430 family of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 1 µs.

The MSP430G2x55 series are ultra-low-power mixed signal microcontrollers with built-in 16-bit timers, up to 32 I/O touch-sense-enabled pins, a versatile analog comparator, and built-in communication capability using the universal serial communication interface. For configuration details, see Table 1.

Typical applications include low-cost sensor systems that capture analog signals, convert them to digital values, and then process the data for display or for transmission to a host system.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


STRUMENTS

Table 1. Available Options (1)(2)

Device	BSL	EEM	Flash (KB)	RAM (B)	Timer_A Timer_B	COMP_A+ Channels	ADC10 Channels	USCI_A0 USCI_B0	Clock	I/O	Package Type
MSP430G2955IDA38					2x TA3				HF, LF,	32	38-TSSOP
MSP430G2955IRHA40	1	1	56	4096	1x TB3	8	12	1	DCO, VLO	32	40-QFN
MSP430G2855IDA38					2x TA3				HF, LF,	32	38-TSSOP
MSP430G2855IRHA40	1	1	48	4096	1x TB3	8	12	1	DCO, VLO	32	40-QFN
MSP430G2755IDA38					2x TA3	_			HF, LF,	32	38-TSSOP
MSP430G2755IRHA40	1	1	32	32 4096	96 1x TB3	8	12	1	DCO, VLO	32	40-QFN

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

Device Pinout, 38-Pin TSSOP (DA Package)




Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.





Device Pinout, 40-Pin QFN (RHA Package)

INSTRUMENTS



Functional Block Diagram





(1) TDO or TDI is selected via JTAG instruction.

30

28

I/O

VREF-/

VEREF-

P2.4/

TA0.2/

VREF+/

VEREF+

A4/

ISTRUMENTS

Negative reference voltage output

Negative reference voltage input

Timer_A, compare: OUT2 output

Positive reference voltage output

Positive reference voltage input

General-purpose digital I/O pin

ADC10, analog input A4





www.ti.com

Table 2. Terminal Functions (continued)

TERMIN	IAL			
	NO.		1/0	DESCRIPTION
NAME	DA	RHA		
P2.5/				General-purpose digital I/O pin
TA1.0/	3	40	I/O	Timer_A, capture: CCI0B input or BSL receive, compare: OUT0 output
ROSC				Input for external DCO resistor to define DCO frequency
XIN/	_	_		Input terminal of crystal oscillator
P2.6	6	3	I/O	General-purpose digital I/O pin
XOUT/	_	_	.,,	Output terminal of crystal oscillator
P2.7	5	2	I/O	General-purpose digital I/O pin ⁽²⁾
P3.0/				General-purpose digital I/O pin
UCB0STE/			.,,	USCI_B0 slave transmit enable
UCA0CLK/	11	9	I/O	USCI_A0 clock input/output
A5				ADC10, analog input A5
P3.1/				General-purpose digital I/O pin
UCB0SIMO/	12	10	I/O	USCI_B0 slave in, master out in SPI mode
UCB0SDA				USCI_B0 SDA I2C data in I2C mode
P3.2/				General-purpose digital I/O pin
UCB0SOMI/	13	11	I/O	USCI B0 slave out, master in SPI mode
UCB0SCL			,, -	USCI_B0 SCL I2C clock in I2C mode
P3.3/				General-purpose digital I/O pin
UCB0CLK/	14	12	I/O	USCI_B0 clock input/output
UCA0STE			,, -	USCI_A0 slave transmit enable
P3.4/				General-purpose digital I/O pin
UCA0TXD/	25	23	I/O	USCI_A0 transmit data output in UART mode
UCA0SIMO			,, -	USCI_A0 slave in, master out in SPI mode
P3.5/				General-purpose digital I/O pin
UCA0RXD/	26	24	I/O	USCI_A0 receive data input in UART mode
UCA0SOMI			,, -	USCI_A0 slave out, master in SPI mode
P3.6/				General-purpose digital I/O pin
TA1.1/	27	25	I/O	Timer_A, capture: CCI1B input or BSL receive, compare: OUT2 output
A6			., 0	ADC10 analog input A6
P3.7/				General-purpose digital I/O pin
TA1.2/	28	26	I/O	Timer_A, capture: CCI2B input or BSL receive, compare: OUT2 output
A7	20	20	.,,	ADC10 analog input A7
P4.0/				General-purpose digital I/O pin
TB0.0/	17	15	I/O	Timer_B, capture: CCI0A input, compare: OUT0 output
CA0	''	1.5	., 0	Comparator_A+, CA0 input
P4.1/				General-purpose digital I/O pin
TB0.1/	18	16	I/O	Timer_B, capture: CCI1A input, compare: OUT1 output
CA1	10	.0	.,,	Comparator_A+, CA1 input
P4.2/				General-purpose digital I/O pin
TB0.2/	19	17	I/O	Timer_B, capture: CCI2A input, compare: OUT2 output
CA2	13	.,	.,,	Comparator_A+, CA2 input
UNE		1	I	Odinparator_AT, OAZ iliput

⁽²⁾ If XOUT/P2.7 is used as an input, excess current flows until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.



Table 2. Terminal Functions (continued)

TERMINAL				
NAME	N	Ο.	I/O	DESCRIPTION
NAME	DA	RHA		
P4.3/				General-purpose digital I/O pin
TB0.0/	20	18	I/O	Timer_B, capture: CCl0B input, compare: OUT0 output
A12/	20	10	1/0	ADC10 analog input A12
CA3				Comparator_A+, CA3 input
P4.4/				General-purpose digital I/O pin
TB0.1/	24	10	I/O	Timer_B, capture: CCl1B input, compare: OUT1 output
A13/	21	19	1/0	ADC10 analog input A13
CA4				Comparator_A+, CA4 input
P4.5/				General-purpose digital I/O pin
TB0.2/	22	20	I/O	Timer_B, compare: OUT2 output
A14/	22	20	1/0	ADC10 analog input A14
CA5				Comparator_A+, CA5 input
P4.6/				General-purpose digital I/O pin
TBOUTH/				Timer_B, switch all TB0 to TB3 outputs to high impedance
CAOUT/	23	21	I/O	Comparator_A+ Output
A15/				ADC10 analog input A15
CA6				Comparator_A+, CA6 input
P4.7/				General-purpose digital I/O pinCB0
TBCLK/	24	22	I/O	Timer_B, clock signal TBCLK input
CAOUT/	24	22	1/0	Comparator_A+ Output
CA7				Comparator_A+, CA7 input
RST/	7	5	1	Reset or nonmaskable interrupt input
NMI/SBWTDIO		э	ı	Spy-Bi-Wire test data input/output during programming and test
TEST/	1	37	ı	Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST.
SBWTCK				Spy-Bi-Wire test clock input during programming and test
DV _{CC}	2	38, 39		Digital supply voltage
AV _{CC}	16	14		Analog supply voltage
DV _{SS}	4	1, 4		Digital ground reference
AV _{SS}	15	13		Analog ground reference
QFN Pad	NA	Pad	NA	QFN package pad; connection to DV _{SS} recommended.





SHORT-FORM DESCRIPTION

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-toregister operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 3 shows examples of the three types of instruction formats; Table 4 shows the address modes.




Table 3. Instruction Word Formats

INSTRUCTION FORMAT	EXAMPLE	OPERATION
Dual operands, source-destination	ADD R4,R5	R4 + R5> R5
Single operands, destination only	CALL R8	PC>(TOS), R8> PC
Relative jump, un/conditional	JNE	Jump-on-equal bit = 0

Table 4. Address Mode Descriptions⁽¹⁾

ADDRESS MODE	S	D	SYNTAX	EXAMPLE	OPERATION
Register	✓	✓	MOV Rs,Rd	MOV R10,R11	R10> R11
Indexed	✓	✓	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)> M(6+R6)
Symbolic (PC relative)	✓	✓	MOV EDE,TONI		M(EDE)> M(TONI)
Absolute	1	✓	MOV &MEM,&TCDAT		M(MEM)> M(TCDAT)
Indirect	✓		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10)> M(Tab+R6)
Indirect autoincrement	✓		MOV @Rn+,Rm	MOV @R10+,R11	M(R10)> R11 R10 + 2> R10
Immediate	✓		MOV #X,TONI	MOV #45,TONI	#45> M(TONI)

(1) S = source, D = destination

IEXAS INSTRUMENTS

Operating Modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active.
- Low-power mode 0 (LPM0)
 - CPU is disabled.
 - ACLK and SMCLK remain active.
 - MCLK is disabled.
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - ACLK and SMCLK remain active.
 - MCLK is disabled.
 - DCO's dc generator is disabled if DCO not used in active mode.
- Low-power mode 2 (LPM2)
 - CPU is disabled.
 - ACLK remains active.
 - MCLK and SMCLK are disabled.
 - DCO's dc generator remains enabled.
- Low-power mode 3 (LPM3)
 - CPU is disabled.
 - ACLK remains active.
 - MCLK and SMCLK are disabled.
 - DCO's dc generator is disabled.
- Low-power mode 4 (LPM4)
 - CPU is disabled.
 - ACLK, MCLK, and SMCLK are disabled.
 - DCO's dc generator is disabled.
 - Crystal oscillator is stopped.



Interrupt Vector Addresses

STRUMENTS

The interrupt vectors and the power-up starting address are located in the address range 0FFFFh to 0FFC0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (for example, flash is not programmed), the CPU goes into LPM4 immediately after power-up.

Table 5. Interrupt Sources, Flags, and Vectors

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range ⁽¹⁾	PORIFG RSTIFG WDTIFG KEYV ⁽²⁾	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG ⁽²⁾⁽³⁾	(non)-maskable (non)-maskable (non)-maskable	0FFFCh	30
Timer0_B3	TB0CCR0 CCIFG (4)	maskable	0FFFAh	29
Timer0_B3	TB0CCR2 TB0CCR1 CCIFG, TBIFG ⁽²⁾⁽⁴⁾	maskable	0FFF8h	28
Comparator_A+	CAIFG ⁽⁴⁾	maskable	0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer0_A3	TA0CCR0 CCIFG ⁽⁴⁾	maskable	0FFF2h	25
Timer0_A3	TA0CCR2 TA0CCR1 CCIFG, TAIFG ⁽⁵⁾⁽⁴⁾	maskable	0FFF0h	24
USCI_A0 or USCI_B0 receive USCI_B0 I2C status	UCA0RXIFG, UCB0RXIFG (2)(5)	maskable	0FFEEh	23
USCI_A0 or USCI_B0 transmit USCI_B0 I2C receive or transmit	UCA0TXIFG, UCB0TXIFG (2) (6)	maskable	0FFECh	22
ADC10	ADC10IFG ⁽⁴⁾	maskable	0FFEAh	21
Reserved			0FFE8h	20
I/O Port P2 (up to eight flags)	P2IFG.0 to P2IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE6h	19
I/O Port P1 (up to eight flags)	P1IFG.0 to P1IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE4h	18
Timer1_A3	TA1CCR0 CCIFG ⁽⁴⁾	maskable	0FFE2h	17
Timer1_A3	TA1CCR2 TA1CCR1 CCIFG, TAIFG ⁽²⁾⁽⁴⁾	maskable	0FFE0h	16
See ⁽⁷⁾			0FFDEh	15
See (8)			0FFDEh to 0FFC0h	14 to 0, lowest

A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

Multiple source flags

⁽non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

Interrupt flags are located in the module.

In SPI mode: UCB0RXIFG. In I2C mode: UCALIFG, UCNACKIFG, ICSTTIFG, UCSTPIFG. (5)

In UART or SPI mode: UCB0TXIFG. In I2C mode: UCB0RXIFG, UCB0TXIFG.

This location is used as bootstrap loader security key (BSLSKEY). A 0xAA55 at this location disables the BSL completely. A zero (0h) disables the erasure of the flash if an invalid password is supplied.

The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

INSTRUMENTS

Special Function Registers (SFRs)

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

Legend rw: Bit can be read and written.

rw-0,1: Bit can be read and written. It is reset or set by PUC.rw-(0,1): Bit can be read and written. It is reset or set by POR.

SFR bit is not present in device.

Table 6. Interrupt Enable Register 1 and 2

Address	7	6	5	4	3	2	1	0
00h			ACCVIE	NMIIE			OFIE	WDTIE
			rw-0	rw-0			rw-0	rw-0
WDTIE		g timer interrupt mer mode.	enable. Inactive	e if watchdog mo	ode is selected.	Active if Watcho	dog timer is conf	figured in
OFIE	Oscillator	fault interrupt e	enable					
NMIIE	(Non)mas	skable interrupt	enable					
ACCVIE	Flash acc	ess violation in	terrupt enable					
Address	7	6	5	4	3	2	1	0
01h					UCB0TXIE	UCB0RXIE	UCA0TXIE	UCA0RXIE
					rw-0	rw-0	rw-0	rw-0

UCA0TXIE USCI_A0 receive interrupt enable
UCA0TXIE USCI_A0 transmit interrupt enable
UCB0RXIE USCI_B0 receive interrupt enable
UCB0TXIE USCI_B0 transmit interrupt enable

Table 7. Interrupt Flag Register 1 and 2

Address	7	6	5	4	3	2	1	0
02h				NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG
				rw-0	rw-(0)	rw-(1)	rw-1	rw-(0)

WDTIFG Set on watchdog timer overflow (in watchdog mode) or security key violation.

Reset on V_{CC} power-on or a reset condition at the RST/NMI pin in reset mode.

OFIFG Flag set on oscillator fault.

PORIFG Power-on reset interrupt flag. Set on V_{CC} power-up.

RSTIFG External reset interrupt flag. Set on a reset condition at RST/NMI pin in reset mode. Reset on V_{CC} power-up.

NMIIFG Set via RST/NMI pin

Addres	ss	7	6	5	4	3	2	1	0
03h						UCB0TXIFG	UCB0RXIFG	UCA0TXIFG	UCA0RXIFG
						rw_1	rw-∩	rw_1	rw_O

UCA0RXIFG USCI_A0 receive interrupt flag
UCA0TXIFG USCI_A0 transmit interrupt flag
UCB0RXIFG USCI_B0 receive interrupt flag
UCB0TXIFG USCI_B0 transmit interrupt flag



Memory Organization

Table 8. Memory Organization

		MSP430G2755	MSP430G2855	MSP430G2955
Memory	Size	32kB	48kB	56kB
Main: interrupt vector	Flash	0xFFFF to 0xFFC0	0xFFFF to 0xFFC0	0xFFFF to 0xFFC0
Main: code memory	Flash	0xFFFF to 0x8000	0xFFFF to 0x4000	0xFFFF to 0x2100
Information memory	Size	256 Byte	256 Byte	256 Byte
	Flash	0x10FF to 0x1000	0x10FF to 0x1000	0x10FF to 0x1000
RAM (total)	Size	4kB	4kB	4kB
		0x20FF to 0x1100	0x20FF to 0x1100	0x20FF to 0x1100
Extended	Size	2KB	2KB	2KB
		0x20FF to 0x1900	0x20FF to 0x1900	0x20FF to 0x1900
Mirrored	Size	2KB	2KB	2KB
		0x18FF to 0x1100	0x18FF to 0x1100	0x18FF to 0x1100
RAM (mirrored at 0x18FF to 0x1100)	Size	2KB	2KB	2KB
		0x09FF to 0x0200	0x09FF to 0x0200	0x09FF to 0x0200
Peripherals	16-bit	0x01FF to 0x0100	0x01FF to 0x0100	0x01FF to 0x0100
	8-bit	0x00FF to 0x0010	0x00FF to 0x0010	0x00FF to 0x0010
	8-bit SFR	0x000F to 0x0000	0x000F to 0x0000	0x000F to 0x0000

Bootstrap Loader (BSL)

The MSP430 BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the MSP430 Programming Via the Bootstrap Loader User's Guide (SLAU319).

Table 9. BSL Function Pins

BSL FUNCTION	DA PACKAGE PINS	RHA PACKAGE PINS
Data transmit	32 - P1.1	30 - P1.1
Data receive	10 - P2.2	8 - P2.2

Flash Memory

The flash memory can be programmed via the Spy-Bi-Wire or JTAG port or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually or as a group with segments 0 to n. Segments A to D are also called information memory.
- Segment A contains calibration data. After reset segment A is protected against programming and erasing. It can be unlocked but care should be taken not to erase this segment if the device-specific calibration data is required.



Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x2xx Family User's Guide (SLAU144).

Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator and an internal digitally controlled oscillator (DCO). The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 µs. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF oscillator.
- · Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

The DCO settings to calibrate the DCO output frequency are stored in the information memory segment A.

Main DCO Characteristics

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S_{DCO}.
- Modulation control bits MODx select how often f_{DCO(RSEL,DCO+1)} is used within the period of 32 DCOCLK cycles. The frequency f_{DCO(RSEL,DCO)} is used for the remaining cycles. The frequency is an average equal to:

$$f_{average} = \frac{32 \times f_{DCO(RSEL,DCO)} \times f_{DCO(RSEL,DCO+1)}}{MOD \times f_{DCO(RSEL,DCO)} + (32 - MOD) \times f_{DCO(RSEL,DCO+1)}}$$



Calibration Data Stored in Information Memory Segment A

NSTRUMENTS

Calibration data is stored for both the DCO and for ADC10 organized in a tag-length-value (TLV) structure.

Table 10. Tags Used by the Devices

NAME	ADDRESS	VALUE	DESCRIPTION
TAG_DCO_30	0x10F6	0x01	DCO frequency calibration at V _{CC} = 3 V and T _A = 30°C at calibration
TAG_ADC10_1	0x10DA	0x10	ADC10_1 calibration tag
TAG_EMPTY	-	0xFE	Identifier for empty memory areas

Table 11. Labels Used by the Devices

LABEL	ADDRESS OFFSET	SIZE	CONDITION AT CALIBRATION AND DESCRIPTION
CAL_ADC_25T85	0x0010	word	INCHx = 0x1010, REF2_5 = 1, T _A = 85°C
CAL_ADC_25T30	0x000E	word	INCHx = 0x1010, REF2_5 = 1, T _A = 30°C
CAL_ADC_25VREF_FACTOR	0x000C	word	REF2_5 = 1, T _A = 30°C, I _{VREF+} = 1 mA
CAL_ADC_15T85	0x000A	word	INCHx = 0x1010, REF2_5 = 0, T _A = 85°C
CAL_ADC_15T30	0x0008	word	INCHx = 0x1010, REF2_5 = 0, T _A = 30°C
CAL_ADC_15VREF_FACTOR	0x0006	word	REF2_5 = 0, $T_A = 30^{\circ}\text{C}$, $I_{VREF+} = 0.5 \text{ mA}$
CAL_ADC_OFFSET	0x0004	word	External VREF = 1.5 V, f _{ADC10CLK} = 5 MHz
CAL_ADC_GAIN_FACTOR	0x0002	word	External VREF = 1.5 V, f _{ADC10CLK} = 5 MHz
CAL_BC1_1MHZ	0x0009	byte	-
CAL_DCO_1MHZ	0x0008	byte	-
CAL_BC1_8MHZ	0x0007	byte	-
CAL_DCO_8MHZ	0x0006	byte	-
CAL_BC1_12MHZ	0x0005	byte	-
CAL_DCO_12MHZ	0x0004	byte	-
CAL_BC1_16MHZ	0x0003	byte	-
CAL_DCO_16MHZ	0x0002	byte	-

Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

Digital I/O

Four 8-bit I/O ports are implemented:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition (port P1 and port P2 only) is possible.
- Edge-selectable interrupt input capability for all bits of port P1 and port P2.
- Read and write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup or pulldown resistor.
- Each I/O has an individually programmable pin oscillator enable bit to enable low-cost touch sensing.

Watchdog Timer (WDT+)

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.

TEXAS INSTRUMENTS

Timer_A3 (TA0, TA1)

Timer0_A3 and Timer1_A3 are 16-bit timers/counters with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 12. Timer0_A3 Signal Connections

INPUT PIN	NUMBER	DEVICE INPUT	MODULE	MODULE	MODULE	OUTPUT P	IN NUMBER	
DA38	RHA40	SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	DA38	RHA40	
P1.0 - 31	P1.0-29	TACLK	TACLK					
		ACLK	ACLK	Time	NIA			
		SMCLK	SMCLK	Timer	NA			
P2.1 - 9	P2.1 - 7	TACLK	INCLK					
P1.1 - 32	P1.1 - 30	TA0.0	CCI0A			P1.1- 32	P1.1 - 30	
P2.2 - 10	P2.2 - 8	ACLK	CCI0B	CCR0	CCPO TAO	TA 0	P2.2 - 10	P2.2 - 8
		V _{SS}	GND		TA0	P1.5 - 36	P1.5 - 34	
		V _{CC}	V _{CC}					
P1.2 - 33	P1.2 - 31	TA0.1	CCI1A			P1.2 - 33	P1.2 - 31	
P2.3 - 29	P2.3 - 27	TA0.1	CCI1B	0004	T 4 4	P2.3 - 29	P2.3 - 27	
		V _{SS}	GND	CCR1	TA1	P1.6 - 37	P1.6 - 35	
		V _{CC}	V _{CC}					
P1.3 - 34	P1.3 - 32	TA0.2	CCI2A			P1.3 - 34	P1.3 - 32	
		ACLK (internal)	CCI2B	CCR2	TA0	P2.4 - 30	P2.4 - 28	
		V _{SS}	GND		TA2	P1.7 - 38	P1.7 - 36	
		V _{CC}	V _{CC}					

Table 13. Timer1_A3 Signal Connections

INPUT PIN	NUMBER	DEVICE INPUT	MODULE	MODULE	MODULE	OUTPUT PI	N NUMBER							
DA38	RHA40	SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	DA38	RHA40							
P2.0 - 8	P2.0 - 6	TACLK	TACLK											
		ACLK	ACLK	T '	T:	Timor	T:	T:	T'	T '	T:	NIA		
		SMCLK	SMCLK	Timer	NA									
PinOsc	PinOsc	TACLK	INCLK											
P2.5 - 3	P2.5 - 40	TA1.0	CCI0A			P2.5 - 3	P2.5 - 40							
		TA1.0	CCI0B	CCDO	TA0									
		V _{SS}	GND	CCR0	TA0									
		V _{CC}	V _{CC}											
P3.6 - 27	P3.6 - 25	TA1.1	CCI1A				P3.6 - 27	P3.6 - 25						
		CAOUT	CCI1B	0004	T 4 4									
		V _{SS}	GND	CCR1	TA1									
		V _{CC}	V _{CC}											
P3.7 - 28	P3.7 - 26	TA1.2	CCI2A			P3.7 - 28	P3.7 - 26							
PinOsc	PinOsc	TA1.2	CCI2B	0000	TA 0									
		V _{SS}	GND	CCR2	TA2									
		V _{CC}	V _{CC}											





Timer_B3 (TB0)

Timer0_B3 is a 16-bit timer/counter with three capture/compare registers. Timer0_B3 can support multiple capture/compares, PWM outputs, and interval timing. Timer0_B3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 14. Timer0_B3 Signal Connections

INPUT PIN	NUMBER	DEVICE INPUT	MODULE	MODULE	MODULE	OUTPUT PI	IN NUMBER			
DA38	RHA40	SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	DA38	RHA40			
P4.7 - 24	P4.7 - 22	TBCLK	TBCLK							
		ACLK	ACLK	Timer	Timor	T '		NA		
		SMCLK	SMCLK	Timer	NA					
P4.7 - 27	P4.7 - 22	TBCLK	INCLK							
P4.0 - 17	P4.0 - 15	TB0.0	CCI0A			P4.0 - 17	P4.0 - 15			
P4.3 -20	P4.3 - 18	TB0.0	CCI0B	0000	TDO	P4.3 - 20	P4.3 - 18			
		V _{SS}	GND	CCR0	TB0					
		V _{CC}	V _{CC}							
P4.1 - 18	P4.1 - 16	TB0.1	CCI1A			P4.1 - 18	P4.1 - 16			
P4.4 - 21	P4.4 - 19	TB0.1	CCI1B	0004	TD4	P4.4 - 21	P4.4 - 19			
		V _{SS}	GND	CCR1	TB1					
		V _{CC}	V _{CC}							
P4.2 - 19	P4.2 - 17	TB0.2	CCI2A			P4.2 - 19	P4.2 - 17			
		ACLK (internal)	CCI2B	0000	TDO	P4.5 - 22	P4.5 - 20			
		V _{SS}	GND	CCR2	TB2					
		V _{cc}	V _{cc}							

Universal Serial Communications Interface (USCI)

The USCI module is used for serial data communication. The USCI module supports synchronous communication protocols such as SPI (3 or 4 pin) and I2C, and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection (LIN), and IrDA.

USCI_A0 provides support for SPI (3 or 4 pin), UART, enhanced UART, and IrDA.

USCI_B0 provides support for SPI (3 or 4 pin) and I2C.

Comparator_A+

The primary function of the comparator_A+ module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.

ADC10

The ADC10 module supports fast 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator, and data transfer controller (DTC) for automatic conversion result handling, allowing ADC samples to be converted and stored without any CPU intervention.

TEXAS INSTRUMENTS

Peripheral File Map

Table 15. Peripherals With Word Access

MODULE	REGISTER DESCRIPTION	REGISTER NAME	OFFSET
ADC10	ADC data transfer start address	ADC10SA	1BCh
	ADC memory	ADC10MEM	1B4h
	ADC control register 1	ADC10CTL1	1B2h
	ADC control register 0	ADC10CTL0	1B0h
Timer0_B3	Capture/compare register	TB0CCR2	0196h
	Capture/compare register	TB0CCR1	0194h
	Capture/compare register	TB0CCR0	0192h
	Timer_B register	TB0R	0190h
	Capture/compare control	TB0CCTL2	0186h
	Capture/compare control	TB0CCTL1	0184h
	Capture/compare control	TB0CCTL0	0182h
	Timer_B control	TB0CTL	0180h
	Timer_B interrupt vector	TB0IV	011Eh
Timer0_A3	Capture/compare register	TA0CCR2	0176h
	Capture/compare register	TA0CCR1	0174h
	Capture/compare register	TA0CCR0	0172h
	Timer_A register	TAOR	0170h
	Capture/compare control	TA0CCTL2	0166h
	Capture/compare control	TA0CCTL1	0164h
	Capture/compare control	TA0CCTL0	0162h
	Timer_A control	TA0CTL	0160h
	Timer_A interrupt vector	TAOIV	012Eh
Timer1_A3	Capture/compare register	TA1CCR2	0156h
	Capture/compare register	TA1CCR1	0154h
	Capture/compare register	TA1CCR0	0152h
	Timer_A register	TA1R	0150h
	Capture/compare control	TA1CCTL2	0146h
	Capture/compare control	TA1CCTL1	0144h
	Capture/compare control	TA1CCTL0	0142h
	Timer_A control	TA1CTL	0140h
	Timer_A interrupt vector	TA1IV	011Ch
Flash Memory	Flash control 3	FCTL3	012Ch
	Flash control 2	FCTL2	012Ah
	Flash control 1	FCTL1	0128h
Watchdog Timer+	Watchdog/timer control	WDTCTL	0120h





Table 16. Peripherals With Byte Access

MODULE	REGISTER DESCRIPTION	REGISTER NAME	OFFSET
USCI_B0	USCI_B0 transmit buffer	UCB0TXBUF	06Fh
	USCI_B0 receive buffer	UCB0RXBUF	06Eh
	USCI_B0 status	UCB0STAT	06Dh
	USCI B0 I2C Interrupt enable	UCB0CIE	06Ch
	USCI_B0 bit rate control 1	UCB0BR1	06Bh
	USCI_B0 bit rate control 0	UCB0BR0	06Ah
	USCI_B0 control 1	UCB0CTL1	069h
	USCI_B0 control 0	UCB0CTL0	068h
	USCI_B0 I2C slave address	UCB0SA	011Ah
	USCI_B0 I2C own address	UCB0OA	0118h
JSCI_A0	USCI_A0 transmit buffer	UCA0TXBUF	067h
	USCI_A0 receive buffer	UCA0RXBUF	066h
	USCI_A0 status	UCA0STAT	065h
	USCI_A0 modulation control	UCA0MCTL	064h
	USCI_A0 baud rate control 1	UCA0BR1	063h
	USCI_A0 baud rate control 0	UCA0BR0	062h
	USCI_A0 control 1	UCA0CTL1	061h
	USCI_A0 control 0	UCA0CTL0	060h
	USCI_A0 IrDA receive control	UCA0IRRCTL	05Fh
	USCI_A0 IrDA transmit control	UCA0IRTCTL	05Eh
	USCI_A0 auto baud rate control	UCA0ABCTL	05Dh
ADC10	ADC analog enable 0	ADC10AE0	04Ah
	ADC analog enable 1	ADC10AE1	04Bh
	ADC data transfer control register 1	ADC10DTC1	049h
	ADC data transfer control register 0	ADC10DTC0	048h
Comparator_A+	Comparator_A+ port disable	CAPD	05Bh
	Comparator_A+ control 2	CACTL2	05Ah
	Comparator_A+ control 1	CACTL1	059h
Basic Clock System+	Basic clock system control 3	BCSCTL3	053h
	Basic clock system control 2	BCSCTL2	058h
	Basic clock system control 1	BCSCTL1	057h
	DCO clock frequency control	DCOCTL	056h
Port P4	Port P4 selection 2	P4SEL2	044h
	Port P4 resistor enable	P4REN	011h
	Port P4 selection	P4SEL	01Fh
	Port P4 direction	P4DIR	01Eh
	Port P4 output	P4OUT	01Dh
	Port P4 input	P4IN	01Ch
Port P3	Port P3 selection 2	P3SEL2	043h
	Port P3 resistor enable	P3REN	010h
	Port P3 selection	P3SEL	01Bh
	Port P3 direction	P3DIR	01Ah
	Port P3 output	P3OUT	019h
	Port P3 input	P3IN	018h



Table 16. Peripherals With Byte Access (continued)

MODULE	REGISTER DESCRIPTION	REGISTER NAME	OFFSET
Port P2	Port P2 selection 2	P2SEL2	042h
	Port P2 resistor enable	P2REN	02Fh
	Port P2 selection	P2SEL	02Eh
	Port P2 interrupt enable	P2IE	02Dh
	Port P2 interrupt edge select	P2IES	02Ch
	Port P2 interrupt flag	P2IFG	02Bh
	Port P2 direction	P2DIR	02Ah
	Port P2 output	P2OUT	029h
	Port P2 input	P2IN	028h
Port P1	Port P1 selection 2	P1SEL2	041h
	Port P1 resistor enable	P1REN	027h
	Port P1 selection	P1SEL	026h
	Port P1 interrupt enable	P1IE	025h
	Port P1 interrupt edge select	P1IES	024h
	Port P1 interrupt flag	P1IFG	023h
	Port P1 direction	P1DIR	022h
	Port P1 output	P1OUT	021h
	Port P1 input	P1IN	020h
Special Function	SFR interrupt flag 2	IFG2	003h
	SFR interrupt flag 1	IFG1	002h
	SFR interrupt enable 2	IE2	001h
	SFR interrupt enable 1	IE1	000h





Absolute Maximum Ratings⁽¹⁾

Voltage applied at V _{CC} to V _{SS}	0 11 00 00				
Voltage applied to any pin ⁽²⁾	-0.3 V to V _{CC} + 0.3 V				
Diode current at any device pin		±2 mA			
Ctanana tanananatan arawa T (3)	Unprogrammed device	-55°C to 150°C			
Storage temperature range, T _{stg} ⁽³⁾	Programmed device	−55°C to 150°C			


- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltages referenced to V_{SS}. The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.
- Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

Recommended Operating Conditions

Typical values are specified at $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CC} Supply voltage	Cumply voltage	During program execution			3.6	V
V _{CC}	Supply voltage	During flash programming or erase	2.2		3.6	V
V _{SS}	Supply voltage			0		V
T _A	Operating free-air temperature		-40		85	°C
		V _{CC} = 1.8 V, Duty cycle = 50% ± 10%	dc		6	
f _{SYSTEM}	Processor frequency (maximum MCLK frequency using the USART module) (1) (2)	$V_{CC} = 2.7 \text{ V},$ Duty cycle = 50% ± 10%	dc		12	MHz
		$V_{CC} = 3.3 \text{ V},$ Duty cycle = 50% ± 10%	dc		16	

- The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse duration of the specified maximum frequency.
- Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.



Note: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.2 V.

Figure 1. Safe Operating Area

Electrical Characteristics

Active Mode Supply Current Into V_{CC} Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)(2)

PARAMETER	TEST CONDITIONS	T _A	V _{CC}	MIN TYP	MAX	UNIT
	$f_{DCO} = f_{MCLK} = f_{SMCLK} = 1 \text{ MHz},$		2.2 V	250		
I _{AM,1MHz} Active mode (AM) current at 1 MHz	f _{ACLK} = 0 Hz, Program executes in flash, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0		3 V	350	450	μА

Typical Characteristics, Active Mode Supply Current (Into V_{cc})





Figure 2. Active Mode Current vs V_{CC} , $T_A = 25$ °C



STRUMENTS

Figure 3. Active Mode Current vs DCO Frequency

All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.



Low-Power Mode Supply Currents (Into V_{cc}) Excluding External Current


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1) (2)

P	ARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN TYP	MAX	UNIT
I _{LPM0,1MHz}	Low-power mode 0 (LPM0) current ⁽³⁾	$ \begin{aligned} f_{\text{MCLK}} &= 0 \text{ MHz}, \\ f_{\text{SMCLK}} &= f_{\text{DCO}} = 1 \text{ MHz}, \\ f_{\text{ACLK}} &= 32768 \text{ Hz}, \\ \text{BCSCTL1} &= \text{CALBC1_1MHZ}, \\ \text{DCOCTL} &= \text{CALDCO_1MHZ}, \\ \text{CPUOFF} &= 1, \text{SCG0} = 0, \text{SCG1} = 0, \\ \text{OSCOFF} &= 0 \end{aligned} $	25°C	2.2 V	56		μΑ
I _{LPM2}	Low-power mode 2 (LPM2) current (4)	$\begin{split} &f_{\text{MCLK}} = f_{\text{SMCLK}} = 0 \text{ MHz}, \\ &f_{\text{DCO}} = 1 \text{ MHz}, \\ &f_{\text{ACLK}} = 32768 \text{ Hz}, \\ &\text{BCSCTL1} = \text{CALBC1_1MHZ}, \\ &\text{DCOCTL} = \text{CALDCO_1MHZ}, \\ &\text{CPUOFF} = 1, \text{SCG0} = 0, \text{SCG1} = 1, \\ &\text{OSCOFF} = 0 \end{split}$	25°C	2.2 V	22		μΑ
I _{LPM3,LFXT1}	Low-power mode 3 (LPM3) current ⁽⁴⁾	$ \begin{aligned} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}, \\ f_{ACLK} &= 32768 \text{ Hz}, \\ CPUOFF &= 1, SCG0 = 1, SCG1 = 1, \\ OSCOFF &= 0 \end{aligned} $	25°C	2.2 V	1.0	1.5	μΑ
I _{LPM3,VLO}	Low-power mode 3 current, (LPM3) ⁽⁴⁾	$ \begin{aligned} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}, \\ f_{ACLK} &\text{from internal LF oscillator (VLO),} \\ CPUOFF &= 1, SCG0 = 1, SCG1 = 1, \\ OSCOFF &= 0 \end{aligned} $	25°C	2.2 V	0.5	0.7	μΑ
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$	25°C	2.2 V	0.1	0.5	
I _{LPM4}	Low-power mode 4 (LPM4) current ⁽⁵⁾	f _{ACLK} = 0 Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1	85°C	2.2 V	1.6	2.5	μΑ

- All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.
- The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.
- Current for brownout and WDT clocked by SMCLK included.
- Current for brownout and WDT clocked by ACLK included.
- Current for brownout included.

Typical Characteristics, Low-Power Mode Supply Currents

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)








Figure 5. LPM4 Current vs Temperature

Schmitt-Trigger Inputs, Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	v_{cc}	MIN	TYP	MAX	UNIT
V	Decitive going input threehold voltage			0.45 V _{CC}		0.75 V _{CC}	٧
V_{IT+}	Positive-going input threshold voltage		3 V	1.35		2.25	V
.,	No setion assistant to see lead on the sec			0.25 V _{CC}		0.55 V _{CC}	V
V_{IT-}	Negative-going input threshold voltage		3 V	0.75		1.65	V
V _{hys}	Input voltage hysteresis (V _{IT+} - V _{IT-})		3 V	0.3		1	V
R _{Pull}	Pullup or pulldown resistor	For pullup: V _{IN} = V _{SS} For pulldown: V _{IN} = V _{CC}	3 V	20	35	50	kΩ
Cı	Input capacitance	$V_{IN} = V_{SS}$ or V_{CC}			5		pF

Leakage Current, Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN MAX	UNIT
I _{lkg(Px.y)}	High-impedance leakage current	(1) (2)	3 V	±50	nA

- The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.
- (2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.

Outputs, Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	$I_{(OHmax)} = -6 \text{ mA}^{(1)}$	3 V	\	/ _{CC} – 0.3		V
V_{OL}	Low-level output voltage	$I_{(OLmax)} = 6 \text{ mA}^{(1)}$	3 V	'	√ _{SS} + 0.3		V

The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified

Output Frequency, Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN TYP	MAX	UNIT
f _{Px.y}	Port output frequency (with load)	Px.y, $C_L = 20 \text{ pF}$, $R_L = 1 \text{ k}\Omega^{(1)}$ (2)	3 V	12		MHz
f _{Port_CLK}	Clock output frequency	Px.y, $C_L = 20 \text{ pF}^{(2)}$	3 V	16		MHz

- A resistive divider with two 0.5-kΩ resistors between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.
- (2) The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.

STRUMENTS






www.ti.com


Typical Characteristics, Outputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


TYPICAL LOW-LEVEL OUTPUT CURRENT VS LOW-LEVEL OUTPUT VOLTAGE V_{CC} = 2.2 V




TYPICAL LOW-LEVEL OUTPUT CURRENT LOW-LEVEL OUTPUT VOLTAGE



TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE



TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE






Pin-Oscillator Frequency – Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN TYP	MAX	UNIT	
4-	Don't authorit appillation for account	P1.y, $C_L = 10 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	2.1/	1400		1.1.1=	
fo _{P1.x}	Port output oscillation frequency	P1.y, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	900		kHz	
4-	Don't authorit appillation for account	P2.0 to P2.5, $C_L = 10 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	2.1/	1800		1.1.1=	
fo _{P2.x} F	Port output oscillation frequency	P2.0 to P2.5, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	1000		kHz	
fo _{P2.6/7}	Port output oscillation frequency	P2.6 and P2.7, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	700		kHz	
40	Dort output appillation fraguency	P3.y, $C_L = 10 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	1800		ld la	
fo _{P3.x}	Port output oscillation frequency	P3.y, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	1000		kHz	
4-	Don't authorit appillation for account	P4.y, $C_L = 10 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	1800		1.1.1=	
fo _{P4.x}	Port output oscillation frequency	P4.y, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	1000		kHz	

A resistive divider with two 50-k Ω resistors between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the


Typical Characteristics, Pin-Oscillator Frequency



C_{LOAD} - External Capacitance - pF A. One output active at a time.

Figure 10.






STRUMENTS

C_{LOAD} - External Capacitance - pF

A. One output active at a time.

Figure 11.

The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.





POR and BOR⁽¹⁾⁽²⁾

www.ti.com

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC(start)}	See Figure 12	dV _{CC} /dt ≤ 3 V/s		0.7	× V _(B_IT-)		V
$V_{(B_IT-)}$	See Figure 12 through Figure 14	dV _{CC} /dt ≤ 3 V/s			1.35		V
V _{hys(B_IT-)}	See Figure 12	dV _{CC} /dt ≤ 3 V/s			140		mV
t _{d(BOR)}	See Figure 12				2000		μs
t _(reset)	Pulse duration needed at RST/NMI pin to accepted reset internally		2.2 V	2			μs

- The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level $V_{(B-|T-)}$ +
- $V_{hys(B_{_IT-})}$ is $\leq 1.8 \text{ V}$. During power up, the CPU begins code execution following a period of $t_{d(BOR)}$ after $V_{CC} = V_{(B_{_IT-})} + V_{hys(B_{_IT-})}$. The default DCO settings must not be changed until $V_{CC} \geq V_{CC(min)}$, where $V_{CC(min)}$ is the minimum supply voltage for the desired operating frequency.




Figure 12. POR and BOR vs Supply Voltage

TEXAS INSTRUMENTS

Typical Characteristics, POR and BOR




Figure 13. V_{CC(drop)} Level With a Square Voltage Drop to Generate a POR and BOR Signal




Figure 14. $V_{CC(drop)}$ Level With a Triangle Voltage Drop to Generate a POR and BOR Signal





INSTRUMENTS

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		RSELx < 14		1.8		3.6	
V_{CC}	Supply voltage	RSELx = 14		2.2		3.6	V
		RSELx = 15		3		3.6	İ
f _{DCO(0,0)}	DCO frequency (0, 0)	RSELx = 0, $DCOx = 0$, $MODx = 0$	3 V	0.06		0.14	MHz
f _{DCO(0,3)}	DCO frequency (0, 3)	RSELx = 0, $DCOx = 3$, $MODx = 0$	3 V	0.07		0.17	MHz
f _{DCO(1,3)}	DCO frequency (1, 3)	RSELx = 1, $DCOx = 3$, $MODx = 0$	3 V		0.15		MHz
f _{DCO(2,3)}	DCO frequency (2, 3)	RSELx = 2, $DCOx = 3$, $MODx = 0$	3 V		0.21		MHz
f _{DCO(3,3)}	DCO frequency (3, 3)	RSELx = 3, $DCOx = 3$, $MODx = 0$	3 V		0.30		MHz
f _{DCO(4,3)}	DCO frequency (4, 3)	RSELx = 4, $DCOx = 3$, $MODx = 0$	3 V		0.41		MHz
f _{DCO(5,3)}	DCO frequency (5, 3)	RSELx = 5, $DCOx = 3$, $MODx = 0$	3 V		0.58		MHz
f _{DCO(6,3)}	DCO frequency (6, 3)	RSELx = 6, $DCOx = 3$, $MODx = 0$	3 V	0.54		1.06	MHz
f _{DCO(7,3)}	DCO frequency (7, 3)	RSELx = 7, $DCOx = 3$, $MODx = 0$	3 V	0.80		1.50	MHz
f _{DCO(8,3)}	DCO frequency (8, 3)	RSELx = 8, $DCOx = 3$, $MODx = 0$	3 V		1.6		MHz
f _{DCO(9,3)}	DCO frequency (9, 3)	RSELx = 9, $DCOx = 3$, $MODx = 0$	3 V		2.3		MHz
f _{DCO(10,3)}	DCO frequency (10, 3)	RSELx = 10, $DCOx = 3$, $MODx = 0$	3 V		3.4		MHz
f _{DCO(11,3)}	DCO frequency (11, 3)	RSELx = 11, DCOx = 3, MODx = 0	3 V		4.25		MHz
f _{DCO(12,3)}	DCO frequency (12, 3)	RSELx = 12, $DCOx = 3$, $MODx = 0$	3 V	4.30		7.30	MHz
f _{DCO(13,3)}	DCO frequency (13, 3)	RSELx = 13, DCOx = 3, MODx = 0	3 V	6.00	7.8	9.60	MHz
f _{DCO(14,3)}	DCO frequency (14, 3)	RSELx = 14, DCOx = 3, MODx = 0	3 V	8.60		13.9	MHz
f _{DCO(15,3)}	DCO frequency (15, 3)	RSELx = 15, DCOx = 3, MODx = 0	3 V	12.0		18.5	MHz
f _{DCO(15,7)}	DCO frequency (15, 7)	RSELx = 15, DCOx = 7, MODx = 0	3 V	16.0		26.0	MHz
S _{RSEL}	Frequency step between range RSEL and RSEL+1	$S_{RSEL} = f_{DCO(RSEL+1,DCO)}/f_{DCO(RSEL,DCO)}$	3 V		1.35		ratio
S _{DCO}	Frequency step between tap DCO and DCO+1	$S_{DCO} = f_{DCO(RSEL,DCO+1)}/f_{DCO(RSEL,DCO)}$	3 V		1.08		ratio
	Duty cycle	Measured at SMCLK output	3 V		50		%





Calibrated DCO Frequencies, Tolerance

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
1-MHz tolerance over temperature ⁽¹⁾	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	3	%
1-MHz tolerance over V _{CC}	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	30°C	1.8 V to 3.6 V	-3	±2	3	%
1-MHz tolerance overall	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	1.8 V to 3.6 V	-6	±3	6	%
8-MHz tolerance over temperature ⁽¹⁾	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	3	%
8-MHz tolerance over V _{CC}	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	30°C	2.2 V to 3.6 V	-3	±2	3	%
8-MHz tolerance overall	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	2.2 V to 3.6 V	-6	±3	6	%
12-MHz tolerance over temperature ⁽¹⁾	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	3	%
12-MHz tolerance over V _{CC}	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	30°C	2.7 V to 3.6 V	-3	±2	3	%
12-MHz tolerance overall	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	2.7 V to 3.6 V	-6	±3	6	%
16-MHz tolerance over temperature ⁽¹⁾	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	3	%
16-MHz tolerance over V _{CC}	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	30°C	3.3 V to 3.6 V	-3	±2	3	%
16-MHz tolerance overall	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	3.3 V to 3.6 V	-6	±3	6	%

⁽¹⁾ This is the frequency change from the measured frequency at 30°C over temperature.



Wake-Up From Lower-Power Modes (LPM3, LPM4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
t _{DCO,LPM3/4}	DCO clock wake-up time from LPM3 or LPM4 ⁽¹⁾	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ	3 V	1.5		μs	
t _{CPU,LPM3/4}	CPU wake-up time from LPM3 or LPM4 (2)				1/f _{MCLK} + Clock,LPM3/4		

⁽¹⁾ The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, a port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

RUMENTS

Typical Characteristics, DCO Clock Wake-Up Time From LPM3 or LPM4




Figure 15. DCO Wake-Up Time From LPM3 vs DCO Frequency

⁽²⁾ Parameter applicable only if DCOCLK is used for MCLK.




DCO With External Resistor Rosc (1)


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP MA	X UNIT
f _{DCO,ROSC}	DCO output frequency with R _{OSC}	$ \begin{aligned} & DCOR = 1, \\ & RSELx = 4, DCOx = 3, MODx = 0, \\ & T_A = 25^{\circ}C \end{aligned} $	3 V	1.95	MHz
D _T	Temperature drift	DCOR = 1, RSELx = 4, DCOx = 3, MODx = 0	3 V	±0.1	%/°C
D _V	Drift with V _{CC}	DCOR = 1, RSELx = 4, DCOx = 3, MODx = 0	3 V	10	%/V


⁽¹⁾ $R_{OSC} = 100 \text{ k}\Omega$. Metal film resistor, type 0257, 0.6 W with 1% tolerance and $T_K = \pm 50 \text{ ppm/}^{\circ}\text{C}$.


Typical Characteristics - DCO With External Resistor Rosc





ISTRUMENTS







Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾

RUMENTS

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{LFXT1,LF}	LFXT1 oscillator crystal frequency, LF mode 0 or 1	XTS = 0, LFXT1Sx = 0 or 1	1.8 V to 3.6 V		32768		Hz
f _{LFXT1,LF,logic}	LFXT1 oscillator logic level square wave input frequency, LF mode	XTS = 0, XCAPx = 0, LFXT1Sx = 3	1.8 V to 3.6 V	10000	32768	50000	Hz
04	Oscillation allowance for	$XTS = 0$, $LFXT1Sx = 0$, $f_{LFXT1,LF} = 32768$ Hz, $C_{L,eff} = 6$ pF			500		ŀΟ
OA _{LF}	LF crystals	$XTS = 0$, $LFXT1Sx = 0$, $f_{LFXT1,LF} = 32768$ Hz, $C_{L,eff} = 12$ pF			200		kΩ
	Integrated effective load	XTS = 0, $XCAPx = 0$			1		
C		XTS = 0, XCAPx = 1			5.5		~F
$C_{L,eff}$	capacitance, LF mode ⁽²⁾	XTS = 0, $XCAPx = 2$			8.5		pF
		XTS = 0, XCAPx = 3			11		
	Duty cycle, LF mode	XTS = 0, Measured at P2.0/ACLK, f _{LFXT1,LF} = 32768 Hz	2.2 V	30	50	70	%
f _{Fault,LF}	Oscillator fault frequency, LF mode ⁽³⁾	XTS = 0, XCAPx = 0, LFXT1Sx = 3 ⁽⁴⁾	2.2 V	10		10000	Hz

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - (a) Keep the trace between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - (f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
 - (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
 - Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (3) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (4) Measured with logic-level input frequency but also applies to operation with crystals.

Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	T _A	V _{cc}	MIN	TYP	MAX	UNIT
f_{VLO}	VLO frequency	-40°C to 85°C	3 V	4	12	20	kHz
df_{VLO}/d_{T}	VLO frequency temperature drift	-40°C to 85°C	3 V		0.5		%/°C
df_{VLO}/dV_{CC}	VLO frequency supply voltage drift	25°C	1.8 V to 3.6 V		4		%/V



Crystal Oscillator LFXT1, High-Frequency Mode⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{LFXT1,HF0}	LFXT1 oscillator crystal frequency, HF mode 0	XTS = 1, LFXT1Sx = 0	1.8 V to 3.6 V	0.4		1	MHz
f _{LFXT1,HF1}	LFXT1 oscillator crystal frequency, HF mode 1	XTS = 1, LFXT1Sx = 1	1.8 V to 3.6 V	1		4	MHz
	LFXT1 oscillator crystal frequency, HF mode 2		1.8 V to 3.6 V	2		10	
f _{LFXT1,HF2}		XTS = 1, $LFXT1Sx = 2$	2.2 V to 3.6 V	2		12	-
			3 V to 3.6 V	2		16	
	LFXT1 oscillator logic-level		1.8 V to 3.6 V	0.4		10	
f _{LFXT1,HF,logic}	square-wave input frequency, HF mode	XTS = 1, LFXT1Sx = 3	2.2 V to 3.6 V	0.4		12	MHz
			3 V to 3.6 V	0.4		16	
	Oscillation allowance for HF crystals (see Figure 20 and Figure 21)	$ \begin{aligned} &XTS = 1, LFXT1Sx = 0, \\ &f_{LFXT1,HF} = 1 \; MHz, \\ &C_{L,eff} = 15 \; pF \end{aligned} $			2700		
OA_HF		$ \begin{aligned} &XTS = 1, LFXT1Sx = 1, \\ &f_{LFXT1,HF} = 4 \; MHz, \\ &C_{L,eff} = 15 \; pF \end{aligned} $			800		Ω
		$ \begin{aligned} &\text{XTS} = 1, \text{LFXT1Sx} = 2, \\ &\text{f}_{\text{LFXT1,HF}} = 16 \text{ MHz}, \\ &\text{C}_{\text{L,eff}} = 15 \text{ pF} \end{aligned} $			300		
$C_{L,\text{eff}}$	Integrated effective load capacitance, HF mode (2)	XTS = 1 ⁽³⁾			1		pF
		XTS = 1, Measured at P2.0/ACLK, f _{LFXT1,HF} = 10 MHz	2.2 V, 3 V	40	50	60	%
Duty cycle, HF n	Daily Cycle, FF Mode	XTS = 1, Measured at P2.0/ACLK, f _{LFXT1,HF} = 16 MHz	2.2 V, 3 V	40	50	60	70
f _{Fault,HF}	Oscillator fault frequency (4)	XTS = 1, LFXT1Sx = 3 ⁽⁵⁾	2.2 V, 3 V	30		300	kHz
		+					

- (1) To improve EMI on the XT1 oscillator the following guidelines should be observed:
 - (a) Keep the trace between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - (f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
 - (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (3) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- (4) Frequencies below the MIN specification set the fault flag, frequencies above the MAX specification do not set the fault flag, and frequencies in between might set the flag.
- (5) Measured with logic-level input frequency, but also applies to operation with crystals.


ISTRUMENTS






www.ti.com SLAS800-MARCH 2013

Typical Characteristics - LFXT1 Oscillator in HF Mode (XTS = 1)





Timer_A, Timer_B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN TYP MA			UNIT
f _{TA/B}	Timer_A or Timer_B input clock frequency	SMCLK, duty cycle = 50% ± 10%		f _{SYSTEM}			MHz
t _{TA/B,cap}	Timer_A or Timer_B capture timing	TA0, TA1, TB0	3 V	20			ns



USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT			
f _{USCI}	USCI input clock frequency	SMCLK, duty cycle = 50% ± 10%			f _{SYSTEM}		MHz			
f _{max,BITCLK}	Maximum BITCLK clock frequency (equals baudrate in MBaud) (1)		3 V	2			MHz			
t _T	UART receive deglitch time ⁽²⁾		3 V	50	100	600	ns			

¹⁾ The DCO wake-up time must be considered in LPM3 and LPM4 for baud rates above 1 MHz.

USCI (SPI Master Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 22 and Figure 23)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	SMCLK, duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
t _{SU,MI}	SOMI input data setup time		3 V	75			ns
t _{HD,MI}	SOMI input data hold time		3 V	0			ns
t _{VALID,MO}	SIMO output data valid time	UCLK edge to SIMO valid, C _L = 20 pF	3 V			20	ns




Figure 22. SPI Master Mode, CKPH = 0




Figure 23. SPI Master Mode, CKPH = 1

NSTRUMENTS

⁽²⁾ Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.



www.ti.com

USCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 24 and Figure 25)

· ·ga. • = •)			1				
	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
t _{STE,LEAD}	STE lead time, STE low to clock		3 V		50		ns
t _{STE,LAG}	STE lag time, Last clock to STE high		3 V	10			ns
t _{STE,ACC}	STE access time, STE low to SOMI data out		3 V		50		ns
t _{STE,DIS}	STE disable time, STE high to SOMI high impedance		3 V		50		ns
t _{SU,SI}	SIMO input data setup time		3 V	15			ns
t _{HD,SI}	SIMO input data hold time		3 V	10			ns
t _{VALID,SO}	SOMI output data valid time	UCLK edge to SOMI valid, C _L = 20 pF	3 V		50	75	ns




Figure 24. SPI Slave Mode, CKPH = 0




Figure 25. SPI Slave Mode, CKPH = 1

ISTRUMENTS

USCI (I2C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 26)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	SMCLK, duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
f _{SCL}	SCL clock frequency		3 V	0		400	kHz
	Hald time a free acted CTART	f _{SCL} ≤ 100 kHz	2.1/	4.0			
t _{HD,STA}	Hold time (repeated) START	f _{SCL} > 100 kHz	3 V	0.6			μs
t _{SU,STA}	Cotion time for a new coted CTART	f _{SCL} ≤ 100 kHz	2.1/	4.7			
	Setup time for a repeated START	f _{SCL} > 100 kHz	3 V	0.6			μs
t _{HD,DAT}	Data hold time		3 V	0			ns
t _{SU,DAT}	Data setup time		3 V	250			ns
t _{SU,STO}	Setup time for STOP		3 V	4.0			μs
t _{SP}	Pulse duration of spikes suppressed by input filter		3 V	50	100	600	ns




Figure 26. I2C Mode Timing

Comparator_A+

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _(DD)	See ⁽¹⁾	CAON = 1, CARSEL = 0, CAREF = 0	3 V		45		μΑ
I _{(Refladder/} RefDiode)		CAON = 1, CARSEL = 0, CAREF = 1, 2, or 3, No load at CA0 and CA1	3 V		45		μΑ
$V_{(IC)}$	Common-mode input voltage	CAON = 1	3 V	0		V _{CC} -1	V
V _(Ref025)	(Voltage at 0.25 V _{CC} node) / V _{CC}	PCA0 = 1, CARSEL = 1, CAREF = 1, No load at CA0 and CA1	3 V		0.24		
V _(Ref050)	(Voltage at 0.5 V _{CC} node) / V _{CC}	PCA0 = 1, CARSEL = 1, CAREF = 2, No load at CA0 and CA1	3 V		0.48		ı
V _(RefVT)	See Figure 27 and Figure 28	PCA0 = 1, CARSEL = 1, CAREF = 3, No load at CA0 and CA1, T _A = 85°C	3 V		490		mV
V _(offset)	Offset voltage ⁽²⁾		3 V		±10		mV
V _{hys}	Input hysteresis	CAON = 1	3 V		0.7		mV
t _(response)	Response time	T _A = 25°C, Overdrive 10 mV, Without filter: CAF = 0	2.1/		120		ns
	(low-to-high and high-to-low)	T _A = 25°C, Overdrive 10 mV, With filter: CAF = 1	3 V		0.24 0.48 490 ±10 0.7		μs


The leakage current for the Comparator_A+ terminals is identical to $I_{lkg(Px,y)}$ specification. The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A+ inputs on successive measurements. The two successive measurements are then summed together.





Typical Characteristics - Comparator_A+








Figure 28. $V_{(RefVT)}$ vs Temperature, V_{CC} = 2.2 V




Figure 29. Short Resistance vs V_{IN}/V_{CC}

NSTRUMENTS

10-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
V_{CC}	Analog supply voltage	V _{SS} = 0 V			2.2		3.6	V
V _{Ax}	Analog input voltage ⁽²⁾	All Ax terminals, Analog inputs selected in ADC10AE register		3 V	0		V_{CC}	V
I _{ADC10}	ADC10 supply current ⁽³⁾	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 1, REFON = 0, ADC10SHT0 = 1, ADC10SHT1 = 0, ADC10DIV = 0	25°C	3 V		0.6		mA
	Reference supply current,	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REF2_5V = 0, REFON = 1, REFOUT = 0	- 25°C	0.1/	0.25			^
I _{REF+}	Reference supply current, reference buffer disabled (4)	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REF2_5V = 1, REFON = 1, REFOUT = 0		3 V		0.25		mA
I _{REFB,0}	Reference buffer supply current with ADC10SR = 0 ⁽⁴⁾	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 0	25°C	3 V		1.1		mA
I _{REFB,1}	Reference buffer supply current with ADC10SR = 1 (4)	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 1	25°C	3 V		0.5		mA
C _I	Input capacitance	Only one terminal Ax can be selected at one time	25°C	3 V			27	pF
R_{I}	Input MUX ON resistance	$0 \text{ V} \leq \text{V}_{Ax} \leq \text{V}_{CC}$	25°C	3 V		1000		Ω

The leakage current is defined in the leakage current table with Px.y/Ax parameter.

The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results.

The internal reference supply current is not included in current consumption parameter I_{ADC10} . The internal reference current is supplied via terminal V_{CC} . Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.





www.ti.com

10-Bit ADC, Built-In Voltage Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
\/	Positive built-in reference	I _{VREF+} ≤ 1 mA, REF2_5V = 0		2.2			V
$V_{CC,REF+}$	analog supply voltage range	I _{VREF+} ≤ 1 mA, REF2_5V = 1		2.9			V
M	Positive built-in reference	$I_{VREF+} \le I_{VREF+} max$, REF2_5V = 0	3 V	1.41	1.5	1.59	V
V _{REF+}	voltage	$I_{VREF+} \le I_{VREF+} max$, REF2_5V = 1	3 V	2.35	2.5	2.65	V
I _{LD,VREF+}	Maximum VREF+ load current		3 V			±1	mA
	VREF+ load regulation	I_{VREF+} = 500 μA ± 100 μA, Analog input voltage V_{Ax} ≈ 0.75 V, REF2_5V = 0	- 3 V			LSB	
	VKEF+ load regulation	I_{VREF+} = 500 μA ± 100 μA, Analog input voltage V_{Ax} ≈ 1.25 V, REF2_5V = 1	3 V		±2		LOD
	VREF+ load regulation response time	I_{VREF+} = 100 μA \rightarrow 900 μA, V_{Ax} ≈ 0.5 × VREF+, Error of conversion result ≤ 1 LSB, ADC10SR = 0	3 V			400	ns
C _{VREF+}	Maximum capacitance at VREF+ pin	I _{VREF+} ≤ ±1 mA, REFON = 1, REFOUT = 1	3 V			100	pF
TC _{REF+}	Temperature coefficient ⁽¹⁾	I _{VREF+} = const with 0 mA ≤ I _{VREF+} ≤ 1 mA	3 V			±100	ppm/ °C
t _{REFON}	Settling time of internal reference voltage to 99.9% VREF	I_{VREF+} = 0.5 mA, REF2_5V = 0, REFON = 0 \rightarrow 1	3.6 V			30	μs
^t REFBURST	Settling time of reference buffer to 99.9% VREF	I _{VREF+} = 0.5 mA, REF2_5V = 1, REFON = 1, REFBURST = 1, ADC10SR = 0	3 V			2	μs

⁽¹⁾ Calculated using the box method: (MAX(-40 to 85°C) – MIN(-40 to 85°C)) / MIN(-40 to 85°C) / (85°C – (-40°C))



10-Bit ADC, External Reference(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
VEDEE.	Positive external reference input	VEREF+ > VEREF-, SREF1 = 1, SREF0 = 0		1.4	V _{CC}		V
VEREF+	voltage range (2)	VEREF- ≤ VEREF+ ≤ V_{CC} - 0.15 V, SREF1 = 1, SREF0 = 1 (3)		1.4		3	V
VEREF-	Negative external reference input voltage range ⁽⁴⁾	VEREF+ > VEREF-		0		1.2	V
ΔVEREF	Differential external reference input voltage range, ΔVEREF = VEREF+ – VEREF-	VEREF+ > VEREF- (5)		1.4		V _{CC}	٧
	Chatic insult august into VEDEE	0 V ≤ VEREF+ ≤ V _{CC} , SREF1 = 1, SREF0 = 0	3 V		±1		
I _{VEREF+}	Static input current into VEREF+	$0 \text{ V} \le \text{VEREF+} \le \text{V}_{\text{CC}} - 0.15 \text{ V} \le 3 \text{ V},$ SREF1 = 1, SREF0 = 1 ⁽³⁾	3 V	0		μA	
I _{VEREE} _	Static input current into VEREF-	0 V ≤ VEREF- ≤ V _{CC}	3 V		±1		μA

- (1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C_I, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) Under this condition the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current I_{REFB}. The current consumption can be limited to the sample and conversion period with REBURST = 1.
- (4) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (5) The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

10-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITION	ONS	V _{CC}	MIN	TYP	MAX	UNIT
	ADC10 input clock	For specified performance of	ADC10SR = 0	3 V	0.45		6.3	MHz
[†] ADC10CLK	frequency	ADC10 linearity parameters	ADC10SR = 1	3 V	0.45		1.5	IVI□Z
f _{ADC10OSC}	ADC10 built-in oscillator frequency	ADC10DIVx = 0, ADC10SSELX f _{ADC10CLK} = f _{ADC10OSC}	3 V	3.7		6.3	MHz	
	T Conversion time	ADC10 built-in oscillator, ADC10SSELx = 0, $f_{ADC10CLK} = f_{ADC10OSC}$		3 V	2.06		3.51	
t _{CONVERT}		$f_{ADC10CLK}$ from ACLK, MCLK, or SMCLK: ADC10SSELx \neq 0			13 × ADC10DIV × 1/f _{ADC10CLK}		μs	
t _{ADC10ON}	Turn-on settling time of the ADC	(1)					100	ns

The condition is that the error in a conversion started after t_{ADC100N} is less than ±0.5 LSB. The reference and input signal are already settled.

10-Bit ADC, Linearity Parameters (1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
Eı	Integral linearity error		3 V			±1	LSB
E_{D}	Differential linearity error		3 V			±1	LSB
Eo	Offset error	Source impedance R_S < 100 Ω	3 V			±1	LSB
E_G	Gain error		3 V		±1.1	±2	LSB
E _T	Total unadjusted error		3 V		±2	±5	LSB

(1) The reference buffer's offset adds to the gain, and offset, and total unadjusted error.

STRUMENTS



10-Bit ADC, Temperature Sensor and Built-In V_{MID}

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
I _{SENSOR}	Temperature sensor supply current ⁽¹⁾	REFON = 0, INCHx = 0Ah, $T_A = 25$ °C	3 V		60		μA
TC _{SENSOR}		ADC10ON = 1, INCHx = 0Ah (2)	3 V		3.55		mV/°C
t _{Sensor(sample)}	Sample time required if channel 10 is selected ⁽³⁾	ADC10ON = 1, INCHx = 0Ah, Error of conversion result ≤ 1 LSB	3 V	30			μs
I _{VMID}	Current into divider at channel 11	ADC10ON = 1, INCHx = 0Bh	3 V			(4)	μΑ
V _{MID}	V _{CC} divider at channel 11	ADC10ON = 1, INCHx = 0Bh, $V_{MID} \approx 0.5 \times V_{CC}$	3 V		1.5		٧
t _{VMID(sample)}	Sample time required if channel 11 is selected ⁽⁵⁾	ADC10ON = 1, INCHx = 0Bh, Error of conversion result ≤ 1 LSB	3 V	1220			ns

The sensor current I_{SENSOR} is consumed if (ADC10ON = 1 and REFON = 1) or (ADC10ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1, I_{SENSOR} is included in I_{REF+}. When REFON = 0, I_{SENSOR} applies during conversion of the temperature sensor input (INCH = 0Ah).

- The following formula can be used to calculate the temperature sensor output voltage:
 - V_{Sensor,typ} = TC_{Sensor} (273 + T [°C]) + V_{Offset,sensor} [mV] or
- $V_{Sensor,typ} = TC_{Sensor} T [°C] + V_{Sensor} (T_A = 0°C) [mV] \\ The typical equivalent impedance of the sensor is 51 kΩ. The sample time required includes the sensor-on time <math>t_{SENSOR(on)}$.
- No additional current is needed. The V_{MID} is used during sampling.
- The on-time $t_{VMID(on)}$ is included in the sampling time $t_{VMID(sample)}$; no additional on time is needed.

Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC(PGM/ERASE)}	Program or erase supply voltage			2.2		3.6	V
f _{FTG}	Flash timing generator frequency			257		476	kHz
I _{PGM}	Supply current from V _{CC} during program		2.2 V, 3.6 V		1	5	mA
I _{ERASE}	Supply current from V _{CC} during erase		2.2 V, 3.6 V		1	7	mA
t _{CPT}	Cumulative program time ⁽¹⁾		2.2 V, 3.6 V			10	ms
t _{CMErase}	Cumulative mass erase time		2.2 V, 3.6 V	20			ms
	Program and erase endurance			10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	$T_J = 25^{\circ}C$		100			years
t _{Word}	Word or byte program time	See (2)			30		t _{FTG}
t _{Block, 0}	Block program time for first byte or word	See (2)			25		t _{FTG}
t _{Block, 1-63}	Block program time for each additional byte or word	See (2)			18		t _{FTG}
t _{Block, End}	Block program end-sequence wait time	See (2)			6		t _{FTG}
t _{Mass Erase}	Mass erase time	See (2)			10593		t _{FTG}
t _{Seg Erase}	Segment erase time	See (2)			4819		t _{FTG}

The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word write, individual byte write, and block write modes.

These values are hardwired into the Flash Controller's state machine ($t_{FTG} = 1/f_{FTG}$).

TEXAS INSTRUMENTS

RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		MIN MAX	UNIT
$V_{(RAMh)}$	RAM retention supply voltage ⁽¹⁾	CPU halted	1.6	V

(1) This parameter defines the minimum supply voltage V_{CC} when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	V _{cc}	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency	2.2 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse duration	2.2 V	0.025		15	μs
t _{SBW,En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge (1))	2.2 V			1	μs
t _{SBW,Ret}	Spy-Bi-Wire return to normal operation time	2.2 V	15		100	μs
f _{TCK}	TCK input frequency ⁽²⁾	2.2 V	0		5	MHz
R _{Internal}	Internal pulldown resistance on TEST	2.2 V	25	60	90	kΩ

⁽¹⁾ Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

JTAG Fuse⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{CC(FB)}	Supply voltage during fuse-blow condition	T _A = 25°C	2.5		V
V_{FB}	Voltage level on TEST for fuse blow		6	7	V
I _{FB}	Supply current into TEST during fuse blow			100	mA
t _{FB}	Time to blow fuse			1	ms

(1) Once the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation feature is possible, and JTAG is switched to bypass mode.

42


⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.



PORT SCHEMATICS

Port P1 Pin Schematic: P1.0 to P1.3, Input/Output With Schmitt Trigger

INSTRUMENTS




TEXAS INSTRUMENTS

Table 17. Port P1 (P1.0 to P1.3) Pin Functions

DINI NIAME (D4)		FUNCTION	COI	NTROL BITS / SIGNA	LS ⁽¹⁾
PIN NAME (P1.x)	X	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x
P1.0/		P1.x (I/O)	I: 0; O: 1	0	0
TA0CLK/	0	TA0.TACLK	0	1	0
ADC10CLK	U	ACLK	1	1	0
Pin Osc		Capacitive sensing	X	0	1
P1.1/		P1.x (I/O)	I: 0; O: 1	0	0
TA0.0/	4	Timer0_A3.CCI0A	0	1	0
	ı	Timer0_A3.TA0	1	1	0
Pin Osc		Capacitive sensing	X	0	1
P1.2/		P1.x (I/O)	I: 0; O: 1	0	0
TA0.1/	2	Timer0_A3.CCI1A	0	1	0
	2	Timer0_A3.TA1	1	1	0
Pin Osc		Capacitive sensing	X	0	1
P1.3/		P1.x (I/O)	I: 0; O: 1	0	0
TA0.2/	3	Timer0_A3.CCI2A	0	1	0
	3	Timer0_A3.TA2	1	1	0
Pin Osc		Capacitive sensing	X	0	1

⁽¹⁾ X = don't care

Port P1 Pin Schematic: P1.4 to P1.7, Input/Output With Schmitt Trigger



^{*} Note: MSP430G2x53 devices only. MSP430G2x13 devices have no ADC10.



Table 18. Port P1 (P1.4 to P1.7) Pin Functions


DINI NIAME (D4)		FUNCTION		CONTROL BIT	S / SIGNALS ⁽¹⁾	
PIN NAME (P1.x)	X	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	JTAG Mode
P1.4/		P1.x (I/O)	I: 0; O: 1	0	0	0
SMCLK/	4	SMCLK	1	1	0	0
TCK/	4	тск	X	X	Х	1
Pin Osc		Capacitive sensing	X	0	1	0
P1.5/		P1.x (I/O)	I: 0; O: 1	0	0	0
TA0.0/	_	Timer0_A3.TA0	1	1	0	0
TMS/	5	TMS	Х	Х	Х	1
Pin Osc		Capacitive sensing	X	0	1	0
P1.6/		P1.x (I/O)	I: 0; O: 1	0	0	0
TA0.1/		Timer0_A3.TA1	1	1	0	0
TDI/	6	TDI	Х	Х	Х	1
TCLK/		TCLK	Х	Х	Х	1
Pin Osc		Capacitive sensing	X	0	1	0
P1.7/		P1.x (I/O)	I: 0; O: 1	0	0	0
TA0.2/		Timer0_A3.TA2	1	1	0	0
TDO/	7	TDO	Х	Х	Х	1
TDI/		TDI	Х	Х	Х	1
Pin Osc		Capacitive sensing	X	0	1	0

⁽¹⁾ X = don't care




www.ti.com

Port P2 Pin Schematic: P2.0 to P2.5, Input/Output With Schmitt Trigger























www.ti.com


Table 19. Port P2 (P2.0 to P2.5) Pin Functions

			CONTROL BITS / SIGNALS ⁽¹⁾							
PIN NAME (P2.x)	x	FUNCTION	P2DIR.x	P2SEL.x	P2SEL2.x	ADC10AE.y INCH.y=1				
P2.0/		P2.x (I/O)	I: 0; O: 1	0	0	0				
TA1CLK/		Timer1_A3.TACLK	0	1	0	0				
ACLK/	0	ACLK output	1	1	0	0				
A0/		A0	X	Х	Х	1 (y = 0)				
Pin Osc		Capacitive sensing	X	0	1	0				
P2.1/		P2.x (I/O)	I: 0; O: 1	0	0	0				
TA0INCLK/		Timer0_A3.TAINCLK	0	1	0	0				
SMCLK/	1	SMCLK output	1	1	0	0				
A1/		A1	X	Х	Х	1 (y = 1)				
Pin Osc		Capacitive sensing	X	0	1	0				
P2.2/		P2.x (I/O)	I: 0; O: 1	0	0	0				
TA0.0/		Timer0_A3.CCI0B	0	1	0	0				
	2	Timer0_A3.TA0	1	1	0	0				
A2/		A2	X	Х	Х	1 (y = 2)				
Pin Osc		Capacitive sensing	X	0	1	0				
P2.3/		P2.x (I/O)	I: 0; O: 1	0	0	0				
TA0.1/		Timer0_A3.CCI1B	0	1	0	0				
		Timer0_A3.TA1	1	1	0	0				
A3/	3	A3	X	Х	Х	1 (y = 3)				
VREF-/		VREF-	X	Х	Х	1				
VEREF-/		VEREF-	X	Х	Х	1				
Pin Osc		Capacitive sensing	X	0	1	0				
P2.4/		P2.x (I/O)	I: 0; O: 1	0	0	0				
TA0.2/		Timer0_A3.CCI2B	0	1	0	0				
		Timer0_A3.TA2	1	1	0	0				
A4/	4	A4	X	X	Х	1 (y = 4)				
VREF+/		VREF+	X	X	Х	1				
VEREF+/		VEREF+	X	Х	Х	1				
Pin Osc		Capacitive sensing	X	0	1	0				
P2.5/		P2.x (I/O)	I: 0; O: 1	0	0	0				
TA1.0/		Timer1_A3.CCI0A	0	1	0	0				
	5	Timer1_A3.TA0	1	1	0	0				
ROSC/	5	ROSC (DCOR = 1 to enable its function)	Х	Х	Х	0				
Pin Osc		Capacitive sensing	X	0	1	0				

⁽¹⁾ X = don't care

TEXAS INSTRUMENTS

Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger







www.ti.com


Table 20. Port P2 (P2.6) Pin Functions

			CONTROL BITS / SIGNALS ⁽¹⁾					
PIN NAME (P2.x)	Х	FUNCTION	P2DIR.x	P2SEL.6 P2SEL.7	P2SEL2.6 P2SEL2.7			
XIN/		XIN	0	1	0 0			
P2.6/	6	P2.x (I/O)	I: 0; O: 1	0 X	0 0			
Pin Osc		Capacitive sensing	X	0 X	1 X			

⁽¹⁾ X = don't care

TEXAS INSTRUMENTS

Port P2 Pin Schematic: P2.7, Input/Output With Schmitt Trigger







www.ti.com


Table 21. Port P2 (P2.7) Pin Functions

			CONTROL BITS / SIGNALS ⁽¹⁾					
PIN NAME (P2.x)	X	FUNCTION	P2DIR.x	P2SEL.6 P2SEL.7	P2SEL2.6 P2SEL2.7			
XOUT/		XOUT	1	1 1	0			
P2.7/	7	P2.x (I/O)	I: 0; O: 1	0 X	0			
Pin Osc		Capacitive sensing	Х	0 X	1 X			


⁽¹⁾ X = don't care

TEXAS INSTRUMENTS

Port P3 Pin Schematic: P3.0 to P3.7, Input/Output With Schmitt Trigger







INSTRUMENTS











Table 22. Port P3 (P3.0 to P3.7) Pin Functions

			CONTROL BITS / SIGNALS ⁽¹⁾							
PIN NAME (P3.x)	X	FUNCTION	P3DIR.x	P3SEL.x	P3SEL2.x	ADC10AE.y INCH.y=1				
23.0/		P3.x (I/O)	I: 0; O: 1	0	0	0				
JCB0STE/		UCB0STE	from USCI	1	0	0				
JCA0CLK/	0	UCA0CLK	from USCI	1	0	0				
45 /		A5	X	X	Х	1 (y = 5)				
Pin Osc		Capacitive sensing	X	0	1	0				
P3.1/		P3.x (I/O)	I: 0; O: 1	0	0	n/a				
JCB0SIMO/		UCB0SIMO	from USCI	1	0	n/a				
JCB0SDA/	1	UCB0SDA	from USCI	1	0	n/a				
Pin Osc		Capacitive sensing	X	0	1	n/a				
P3.2/		P3.x (I/O)	I: 0; O: 1	0	0	n/a				
JCB0SOMI/	_	UCB0SOMI	from USCI	1	0	n/a				
JCB0SCL/	2	UCB0SCL	from USCI	1	0	n/a				
Pin Osc		Capacitive sensing	X	0	1	n/a				
P3.3/		P3.x (I/O)	I: 0; O: 1	0	0	n/a				
JCB0CLK/		UCB0CLK	from USCI	1	0	n/a				
JCA0STE/	3	UCA0STE	from USCI	1	0	n/a				
Pin Osc		Capacitive sensing	X	0	1	n/a				
P3.4/		P3.x (I/O)	I: 0; O: 1	0	0	n/a				
JCA0TXD/		UCA0TXD	from USCI	1	0	n/a				
JCA0SIMO/	4	UCA0SIMO	from USCI	1	0	n/a				
Pin Osc		Capacitive sensing	X	0	1	n/a				
P3.5/		P3.x (I/O)	I: 0; O: 1	0	0	n/a				
JCA0RXD/		UCA0RXD	from USCI	1	0	n/a				
JCA0TXD/	5	UCA0TXD	from USCI	1	0	n/a				
Pin Osc		Capacitive sensing	X	0	1	n/a				
P3.6/		P3.x (I/O)	I: 0; O: 1	0	0	0				
ΓA1.1/		Timer1_A3.CCI1A	0	1	0	0				
	6	Timer1_A3.TA1	1	1	0	0				
\6 /		A6	X	Х	Х	1 (y = 6)				
Pin Osc		Capacitive sensing	X	0	1	0				
P3.7/		P3.x (I/O)	I: 0; O: 1	0	0	0				
ΓA1.2/		Timer1_A3.CCI2A	0	1	0	0				
-	7	Timer1_A3.TA2	1	1	0	0				
47 /		A7	X	X	X	1 (y = 7)				
Pin Osc		Capacitive sensing	X	0	1	0				


⁽¹⁾ X = don't care

TEXAS INSTRUMENTS

Port P4 Pin Schematic: P4.0 to P4.7, Input/Output With Schmitt Trigger
















Table 23. Port P4 (P4.0 to P4.7) Pin Functions

				CONTROL BITS / SIGNALS ⁽¹⁾									
PIN NAME (P4.x)	x	FUNCTION	P4DIR.x	P4SEL.x	P4SEL2.x	ADC10AE.y INCH.y=1	CAPD.y						
P4.0/		P4.x (I/O)	I: 0; O: 1	0	0	n/a	0						
TB0.0/		Timer0_B3.CCI0A	0	1	0	n/a	0						
	0	Timer0_B3.TA0	1	1	0	n/a	0						
CA0/		CA0	X	Х	Х	n/a	1 (y = 0)						
Pin Osc		Capacitive sensing	X	0	1	n/a	0						
P4.1/		P4.x (I/O)	l: 0; O: 1	0	0	n/a	0						
TB0.1/		Timer0_B3.CCI1A	0	1	0	n/a	0						
	1	Timer0_B3.TA1	1	1	0	n/a	0						
CA1/		CA1	X	Х	Х	n/a	1 (y = 1)						
Pin Osc		Capacitive sensing	X	0	1	n/a	0						
P4.2/		P4.x (I/O)	l: 0; O: 1	0	0	n/a	0						
TB0.2/		Timer0_B3.CCI2A	0	1	0	n/a	0						
	2	Timer0_B3.TA2	1	1	0	n/a	0						
CA2/		CA2	Х	Х	Х	n/a	1 (y = 2)						
Pin Osc		Capacitive sensing	Х	0	1	n/a	0						
P4.3/		P4.x (I/O)	I: 0; O: 1	0	0	0	0						
TB0.0/		Timer0_B3.CCI0A	0	1	0	0	0						
		Timer0_B3.TA0	1	1	0	0	0						
A12/	3	A12	Х	Х	Х	1 (y =12)	0						
CA3/		CA3	Х	Х	Х	0	1 (y = 3)						
Pin Osc		Capacitive sensing	Х	0	1	0	0						
P4.4/		P4.x (I/O)	I: 0; O: 1	0	0	0	0						
TB0.1/		Timer0_B3.CCI1A	0	1	0	0	0						
		Timer0_B3.TA1	1	1	0	0	0						
A13/	4	A13	Х	Х	Х	1 (y = 13)	0						
CA4/		CA4	Х	Х	Х	0	1 (y = 4)						
Pin Osc		Capacitive sensing	Х	0	1	0	0						
P4.5/		P4.x (I/O)	l: 0; O: 1	0	0	0	0						
TB0.2/		Timer0_B3.TB2	1	1	0	0	0						
A14/	5	A14	Х	Х	Х	1 (y = 14)	0						
CA5/		CA5	Х	Х	Х	0	1 (y = 5)						
Pin Osc		Capacitive sensing	Х	0	1	0	0						
P4.6/		P4.x (I/O)	I: 0; O: 1	0	0	0	0						
TB0OUTH/		TBOUTH	0	1	0	0	0						
CAOUT/		CAOUT	1	1	0	0	0						
A15/	6	A15	Х	Х	Х	1 (y = 15)	0						
CA6/		CA6	X	Х	Х	0	1 (y = 6)						
Pin Osc		Capacitive sensing	X	0	1	0	0						
P4.7/		P4.x (I/O)	I: 0; O: 1	0	0	n/a	0						
TB0CLK/		Timer0_B3.TBCLK	0	1	0	n/a	0						
CAOUT/	7	CAOUT	1	1	0	n/a	0						
CA7/		CA7	X	Х	Х	n/a	1 (y = 7)						
Pin Osc		Capacitive sensing	X	0	1	n/a	0						

⁽¹⁾ X = don't care





20-Aug-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430G2755IDA38	ACTIVE	TSSOP	DA	38	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	G2755	Samples
MSP430G2755IDA38R	ACTIVE	TSSOP	DA	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	G2755	Samples
MSP430G2755IRHA40R	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	CU NIPDAU Call TI	Level-3-260C-168 HR	-40 to 85	G2755	Samples
MSP430G2755IRHA40T	ACTIVE	VQFN	RHA	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU Call TI	Level-3-260C-168 HR	-40 to 85	G2755	Samples
MSP430G2855IDA38	ACTIVE	TSSOP	DA	38	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	G2855	Samples
MSP430G2855IDA38R	ACTIVE	TSSOP	DA	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	G2855	Samples
MSP430G2855IRHA40R	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	G2855	Samples
MSP430G2855IRHA40T	ACTIVE	VQFN	RHA	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	G2855	Samples
MSP430G2955IDA38	ACTIVE	TSSOP	DA	38	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	G2955	Samples
MSP430G2955IDA38R	ACTIVE	TSSOP	DA	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	G2955	Samples
MSP430G2955IRHA40R	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	G2955	Samples
MSP430G2955IRHA40T	ACTIVE	VQFN	RHA	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	G2955	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

20-Aug-2017

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Mar-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430G2755IDA38R	TSSOP	DA	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
MSP430G2755IRHA40R	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
MSP430G2755IRHA40T	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
MSP430G2855IDA38R	TSSOP	DA	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
MSP430G2855IRHA40R	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
MSP430G2855IRHA40T	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
MSP430G2955IDA38R	TSSOP	DA	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
MSP430G2955IRHA40R	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
MSP430G2955IRHA40T	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

www.ti.com 24-Mar-2015




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430G2755IDA38R	TSSOP	DA	38	2000	367.0	367.0	45.0
		1					
MSP430G2755IRHA40R	VQFN	RHA	40	2500	367.0	367.0	38.0
MSP430G2755IRHA40T	VQFN	RHA	40	250	210.0	185.0	35.0
MSP430G2855IDA38R	TSSOP	DA	38	2000	367.0	367.0	45.0
MSP430G2855IRHA40R	VQFN	RHA	40	2500	367.0	367.0	38.0
MSP430G2855IRHA40T	VQFN	RHA	40	250	210.0	185.0	35.0
MSP430G2955IDA38R	TSSOP	DA	38	2000	367.0	367.0	45.0
MSP430G2955IRHA40R	VQFN	RHA	40	2500	367.0	367.0	38.0
MSP430G2955IRHA40T	VQFN	RHA	40	250	210.0	185.0	35.0

DA (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

38 PIN SHOWN




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- ⚠ Falls within JEDEC MO−153, except 30 pin body length.



DA (R-PDSO-G38)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Contact the board fabrication site for recommended soldermask tolerances.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Package complies to JEDEC MO-220 variation VJJD-2.



RHA (S-PVQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTES: A. All linear dimensions are in millimeters

B. The Pin 1 Identification mark is an optional feature that may be present on some devices In addition, this Pin 1 feature if present is electrically connected to the center thermal pad and therefore should be considered when routing the board layout.



RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.